			CGO 2004 Program	(Proposed version 2)
Mon	9-10am 10-10:30am		Keynote Break	"Is Performance Research Done?" Amitabh Srivastava, Microsoft
	10:30-12noon	82 80 68	Optimizing Memory Performance Chi-Keung Luk Dongkeun Kim Antonia Zhai Lunch	CJ Newburn, Intel Ispike: A Post-link Optimizer for the Intel Itanium Architecture Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads
	1:30-3pm	39 77 76	New Frameworks Michael Dupre Sungdo Moon Chris Lattner	VHC: Quickly Building an Optimizer for Complex Embedded Architectures SYZYGY - A Framework for Scalable Cross-Module IPO LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation
	3-3:30pm 3:30-5pm	6 55 73	Break More Memory Optimizations Kim Hazelwood Ali-Reza Adl-Tabatabai Xiaoming Li	Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems Improving 64-Bit Java IPF Performance by Compressing Heap References A Memory Hierarchy Conscious and Self-tunable Sorting Library
	5-5:30pm 5:30-6:30pm	40 57	Break Optimizing for Energy Efficiency Ramon Canal Yoav Almog Dinner (on your own)	Software-Controlled Operand-Gating Specialized Dynamic Optimizations for High-Performance Energy-Efficient Microarchitecture
Tue	9-10:30am	70 86 90	Loop Scheduling Mikhail Smelyanskiy Hongbo Rong Hongbo Rong	Stefan Freudenberger, STMicroelectronics Probabilistic Predicate-Aware Modulo Scheduling Single-Dimension Software Pipelining for Multi-Dimensional Loops Code Generation for Single-Dimension Software Pipelining of Multi-Dimensional Loops
	10:30-11am 11am-12noon 12-1:30pm		Break Keynote Lunch	"Evolving the Next Generation of Compilers" Keith Cooper, Rice University
	1:30-3pm	29 54 61	Instruction Scheduling Sebastian Winkel Manjunath Kudlur Shiliang Hu	Jim Dehnert, Transmeta Exploring the Performance Potential of Itanium Processors with ILP-based Scheduling FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths Using Dynamic Binary Translation to Fuse Dependent Instructions
	3-3:30pm 3:30-5pm 5-6pm 6-8pm 9pm	31 32 50	Break Code Profiling Youfeng Wu Rahul Joshi Sriraman Tallam Break Conference dinner Business meeting	The Accuracy of Initial Prediction in Two-Phase Dynamic Binary Translators Targeted Path Profiling: Lower Overhead Path Profiling for Staged Dynamic Optimization Systems Extending Path Profiling across Loop Backedges and Procedure Boundaries
Wed	9-10am	14 45	Compile-time Optimization Fabrice Rastello Yonghua Ding	Optimizing Translation Out of SSA Using Renaming Constraints A Compiler Scheme for Reusing Intermediate Computation Results
	10-10:30am 10:30-12noon 12-12:30pm	91 38 36	Break Memory Profiling and Data Layout Byoungro So Vlad-Mihai Panait Qiang Wu Closing ceremonies	Custom Data Layout for Memory Parallelism Static Identification of Delinquent Loads Exposing Memory Access Regularities Using Object-Relative Memory Profiling
	_ oop			